Atty. Dkt. No. 026-0015 1st Inventor: Michael H. Perrott Attorney: Mark Zagorin, (512) 347-9030







FIG. 1








FIG. 3







FIG. 4A










0°

270°

FIG. 8








FIG. 9






FIG. 10




FIG. 11




FIG. 12A







FIG. 12B








FIG. 13B

y. Dkt. No. 026-0015 st Inventor: Michael H. Perrott Attorney: Mark Zagorin, (512) 347-9030




FIG. 14




FIG. 15






FIG. 16

st Inventor: Michael H. Perrott Attorney: Mark Zagorin, (512) 347-9030

Sheet 1





FIG. 17








FIG. 18

phase error 520 522 5301 -1901 Reg Latch Latch Latch data in data out D Q 1924 512 phclk. 580 581 510 540 1900-OC48 PATH 1907 Reg Latch I 1925 clk48 i MUX2 0 0/1 1921 Reg Latch 1911 1903 phclk_pre3 1915ု MUX1 phclk_pre12 -1905 rate3 OC24/OC12/OC3 PATH 1909 rate48 Sngl-to-Diff ber_reset 1933 Diff-to-Sngl Reg ber_detect 1930 I D 1931 1935 1923

FIG. 19




FIG. 20




FIG. 21

Attorney: Mark Zagorin, (512) 347-9030




FIG. 22

Feedforward Path

1900

Data Augmented F

Phase


Det

Clk48

.252

Atty. Dkt. No. 026-0015 Shee 1st Inventor: Michael H. Perrott Attorney: Mark Zagorin, (512) 347-9030 ~216 soft switch settings Control Switch Soft 2314 V REF cap settings/ digital resync 2312 int_high_bw fine_cap_set coarse_cap_set medium_cap_set center_soft_sw FIG. 23 $\Sigma - \Delta$ Integrating Path 2301 .2308 Referenceless Frequency Acquisition Control Circuit IO ff_high_bw center_accum resync Accum 씅 LTR 2306reset_detector ber_detect $\Sigma - \Delta$ $\div 1024$ 2304 mid_rail








FIG. 24B

Okt. No. 026-0015 Ventor: Michael H. Perrott Attorney: Mark Zagorin, (512) 347-9030




FIG. 25A





FIG. 25B






FIG. 26B

BER Counter	Digital Value		;*
> 470	31		
400-469	30	÷	
335-399	29		
280-334	28		
230-279	27		
180-229	26	**************************************	
135-179	25		
95-134	24		
64-94	23		
46-63	22		
33-45	21		
22-32	20		
16-21	19		
11-15	18		
7-10	17		
5-6	16		
4	15		
3	14		* *
2	13	SubBER	Digital Value
1	Use SubBER	Counter	Digital Value
FIG. 27A	•		42
rid. Z/A		> 200	12
		150-199 100-149	11 10
		65-99	9
		34-64	8
		18-33	7
		10-17	6
		6-9	5
		4-5	4
FIG. 27B 2			3
			2
		1	1




FIG. 28




FIG. 29




FIG. 30

y. Dkt. No. 026-0015 Inventor: Michael H. Perrott Attorney: Mark Zagorin, (512) 347-9030




FIG. 31

• Jitter: 0 UI




FIG. 32

• Jitter: 5 UI, 100 kHz




FIG. 33

• Jitter: .5 UI, 5 MHz




FIG. 34

• Jitter: 0 UI




FIG. 35

• Jitter: 5 UI, 100 kHz

• Transition density: 1/6

girig girit titig fiitti fiirig m Nati tigan gara arah Nati




FIG. 36

. .

• Jitter: .5 UI, 5 MHz




FIG. 37

• Jitter: 0 UI




FIG. 38

• Jitter: 5 UI, 100 kHz

• Transition density: 1

THE STATE OF STATE STATE

D




FIG. 39

• Jitter: .5 UI, 5 MHz




FIG. 40




FIG. 4.